By Topic

A novel charge recycling approach to low-power circuit design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Ulaganathan, C. ; Dept. of Electr. Eng. & Comput. Sci., Univ. of Tennessee, Knoxville, TN, USA ; Britton, C.L., Jr. ; Holleman, J. ; Blalock, B.J.

A novel charge-recycling scheme has been designed and implemented to demonstrate the feasibility of operating digital circuits using the charge scavenged from the leakage and dynamic load currents inherent to digital logic. The proposed scheme uses capacitors to efficiently recover the ground-bound charge and to subsequently boost the capacitor voltage to power up the source circuit. This recycling methodology has been implemented on a 12-bit Gray-code counter within a 12-bit multi-channel Wilkinson ADC. The circuit has been designed in 0.5μm BiCMOS and in 90nm CMOS processes. SPICE simulation results reveal a 46-53% average reduction in the energy consumption of the counter. The total energy savings including the control generation aggregates to an average of 26-34%.

Published in:

Mixed Design of Integrated Circuits and Systems (MIXDES), 2012 Proceedings of the 19th International Conference

Date of Conference:

24-26 May 2012