By Topic

Grain boundary potential barrier inhomogeneities in low-pressure chemical vapor deposited polycrystalline silicon thin-film transistors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Dimitriadis, C.A. ; Dept. of Phys., Thessaloniki Univ., Greece

Arrhenius plots of conductivity in low-pressure chemical vapor deposited (LPCVD) polycrystalline silicon thin-film transistors (TFTs) are curved when the films are deposited at pressures below 40 mtorr. These deviations from straight lines are explained by spatial potential fluctuations over the grain boundary plane described by a Gaussian type distribution. When grain boundary inhomogeneities are not taken into account, the determined trap states density and the threshold voltage of the transistor are underestimated

Published in:

Electron Devices, IEEE Transactions on  (Volume:44 ,  Issue: 9 )