Cart (Loading....) | Create Account
Close category search window
 

Scaling hybrid-integration of silicon photonics in freescale 130nm to TSMC 40nm-CMOS VLSI drivers for low power communications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

13 Author(s)
Cunningham, J.E. ; Oracle Labs., San Diego, CA, USA ; Shubin, I. ; Thacker, H.D. ; Lee, J.H.
more authors

Summary form only given. Within the Ultraperformance Nanophotonic Intrachip Communication (UNIC) program at Oracle, we have been aggressively developing active nanophotonic devices (modulators, detectors, WDM components), circuits, that target ultimate operation of Si photonic links at 15 Gbps and 300 fJ/bit energy consumption. These links are envisioned to operate between computing elements in a large array of chips called a “Macrochip.” We present our recent developments in packaging a marcochip. At each node of the marcrochip is an optical bridge which is a key SiPhotonic component since it contains transceiver functionality, WDM components, and package scaling in 2.5D. High yield hybrid bonding between the bridge and the island chips is necessary to facilitate dense arrays of electrical to optical conversion and additionally requires optical topographical functionality within the package. In our efforts to improve the total aggregate bandwidth, the channel bit rate, the number of channels, and the number of WDM wavelengths needs to be scaled up. At the same time, the device footprint and energy per bit must be significantly scaled down. Packaging results accomplishing this objective will be presented.

Published in:

Optical Interconnects Conference, 2012 IEEE

Date of Conference:

20-23 May 2012

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.