Scheduled System Maintenance:
On May 6th, single article purchases and IEEE account management will be unavailable from 8:00 AM - 5:00 PM ET (12:00 - 21:00 UTC). We apologize for the inconvenience.
By Topic

Thermal analysis for 3D optical network-on-chip based on a novel low-cost 6×6 optical router

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

9 Author(s)
Yaoyao Ye ; Dept. of Electron. & Comput. Eng., Hong Kong Univ. of Sci. & Technol., Hong Kong, China ; Jiang Xu ; Xiaowen Wu ; Wei Zhang
more authors

We propose 3D mesh-based optical network-on-chip (ONoC) based on a novel low-cost 6×6 optical router, and quantitatively analyze thermal effects on the 3D ONoC. Evaluation results show that with the traditional thermal tuning technique using microheater, the average power efficiency of the 3D ONoC is about 2.7pJ/bit, while chip temperature varies spatially between 55°C and 85°C. In comparison, a new technique using the optimal device setting can improve the average power efficiency to 2.1pJ/bit. It is shown that in this particular case, the effectiveness of the two techniques is comparable. If we apply both techniques at the same time, the average power efficiency can be further improved to 1.3pJ/bit.

Published in:

Optical Interconnects Conference, 2012 IEEE

Date of Conference:

20-23 May 2012