By Topic

An optimized de-synchronization flow for power and performance optimization

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Ying Huang ; Med. Manage. Dept., Navy Gen. Hosp., Beijing, China ; Wei Shi

The de-synchronization methodology, which directly converts a synchronous circuit into an asynchronous counterpart according to the physical structure of pipelines, is very popular for its simplicity. However, the simplicity of the design methodology also introduces some power redundancy and performance reduction to de-synchronized circuits. This paper firstly investigates the influence of actual operations and operands to desynchronized circuits, and then proposes an optimized de-synchronization flow to resolve the power and performance problems in conventional de-synchronized circuits. At last, some specific schemes which are early completion, decoupling and delay element optimization are employed to optimize a traditional desynchronized multiplier. Compared to a traditional desynchronized multiplier, early completion can achieve as high as 72% power reduction and 54% performance improvement. While the power saving resulting from decoupling is about 20%-25% and performance improvement by optimizing delay elements is about 11%.

Published in:

Systems and Informatics (ICSAI), 2012 International Conference on

Date of Conference:

19-20 May 2012