By Topic

Linear processor array in DSP

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Milovanovic, I.Z. ; Fac. of Electron. Eng., Univ. of Nis, Niš, Serbia ; Stojcev, M.K. ; Milovanovic, E.I. ; Nikolic, T.R.

This article presents the design, implementation and performance evaluation of a hardware accelerator for matrix multiplication. The accelerator is loosely coupled with the host computer via common system bus. The accelerator is composed of linear processor array (LPA), distributed memory and dedicated address generator unit. Mathematical procedure for LPA synthesis is given. The speedup of the proposed accelerator for matrix multiplication is O(n/2), where n is a number of PEs in the array, and the efficiency is 1/2. By involving hardware AGU we achieved a speedup in data transfer of approximately 2.5, compared to the software implementation of address calculation, with a hardware overhead less than 1 %.

Published in:

Microelectronics (MIEL), 2012 28th International Conference on

Date of Conference:

13-16 May 2012