By Topic

FPGA Design and Performance Evaluation of a Pulse-Based Echo Canceller for DVB-T/H

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
G. Chiurco ; WiLAB—IEIIT-CNR and the University of Bologna, Italy ; M. Mazzotti ; F. Zabini ; D. Dardari
more authors

The main design issues and performance characterization of an echo canceller for digital on-channel repeaters (OCRs) applicable to multiple standards for communications and broadcasting are addressed. In particular, in this paper we focus on a DVB-T/H scenario. The low-complexity channel cancellation technique here described is based on the introduction of a negative feedback loop capable to counterbalance the coupling effects between the OCR antennas (echoes). In the initial phase, locally generated pulse trains are transmitted to estimate the coupling channel between the transmitting and the receiving antennas. This first echo estimation is used to set-up the canceling unit, whose purpose is to generate a properly filtered replica of the repeated DVB-T/H signal compensating the echoes. After the initial set-up of the system, efficient tracking of the echoes can be performed through conventional least mean square (LMS) techniques. After developing a proper theoretical model, we introduce and discuss some important performance figures such as mean rejection ratio (MRR) and echo suppression at nominal position (ESNP). Then, a detailed description of our implementation of the echo canceller on a field programmable gate array (FPGA) board is reported. Finally, the performance of our prototype is evaluated and the measurement results are compared with those derived by the analytical model.

Published in:

IEEE Transactions on Broadcasting  (Volume:58 ,  Issue: 4 )