By Topic

Instruction and Data NAND Flash Memory System for Embedded Systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Cheong-Ghil Kim ; Dept. of Comput. Sci., Namseoul Univ., CheonAn, South Korea ; Jung-Hoon Lee

Harvard architecture uses physically separate memories for their instructions and data. In the case of a flash memory with a buffer system, separate data and instruction buffers can lead to diversification of a flash architecture and achieve the high performance by overcoming effectively the limitations of a unified buffer. So, the proposed NAND flash system is composed of two separate buffers for exploiting the characteristics inherent in each module. Also, we propose a new operating mechanism for reducing overhead of flash memory, that is, erase and write operations. According to our simulation results, the write operations and the erase operations are about 60% and 68% less than other unified buffer systems with two times more space, respectively. And also, the average memory access tine is improved by about 70% compared with other unified buffer systems.

Published in:

Information Science and Applications (ICISA), 2012 International Conference on

Date of Conference:

23-25 May 2012