Design and Iso-Area - Analysis of 9T Subthreshold SRAM With Bit-Interleaving Scheme in 65-nm CMOS | IEEE Journals & Magazine | IEEE Xplore