Referenced Items are not available for this document.
A 12 bit Flux Shuttle shift register with a new write and readout gate has been simulated and fabricated using Nb/Al/sub 2/O/sub 3//Nb Josephson junctions. Write, shift and read operations have been tested successfully at 4.2 K. Drive currents are independent from input bit sequence. Although measurements were disturbed by trapped flux, minimum margins are /spl Delta/I=/spl plusmn/10%. The power dissipation of a shift register cell is 9 nW/GHz. Total power losses caused by terminating resistors are 70 /spl mu/W. The minimum line width may be scaled down to 0.5 /spl mu/m, because power losses per unit area of long Flux Shuttle shift registers are extremely low.
Published in:
Applied Superconductivity, IEEE Transactions on
(Volume:7
,
Issue:
2
)
Date of Publication: June 1997
- Page(s):
- 2983 - 2986
- ISSN :
- 1051-8223
- INSPEC Accession Number:
- 5689179
- Digital Object Identifier :
- 10.1109/77.621945
- Date of Current Version :
- 06 August 2002
- Issue Date :
- June 1997
- Sponsored by :
- The IEEE Council on Superconductivity
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
