By Topic

A p-well GaAs MESFET technology for mixed-mode applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Canfield, P.C. ; Hewlett-Packard Co., Santa Rosa, CA, USA ; Allstot, D.J.

A device structure consisting of an ion-implanted n-channel buried between an implanted p- region at the surface and an implanted p-region under the channel is presented. The deep p-layer (p-well) is extended beyond the source region of the MESFET and independently contacted through an ohmic p+ diffusion. In normal operation, the source and p-well (backgate) terminals are electrically shorted together, as in silicon CMOS technology. By using junction isolation rather than conventional resistive isolation, the p-well n-channel MESFETs are free of trap-related parasitic effects including drain current transients with very long time constants, low-frequency frequency-dependent small-signal drain conductance, sidegating between neighboring devices, light sensitivity, etc. While eliminating these classical MESFET problems, the radiofrequency performance of the p-well GaAs MESFET remains comparable to the conventional n-channel device

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:25 ,  Issue: 6 )