By Topic

Robust Optical Data Transfer on Silicon Photonic Chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Usuki, T. ; Photonics-Electron. Convergence Syst. Technol., Photonics Electron. Technol. Res. Assoc., Tsukuba, Japan

An optical data transfer system has been designed by analyzing an equivalent-circuit model for a silicon photonic chip to determine how to enhance the system gain and suppress intersymbol interference (ISI). This robust system uses three-valued logic (3VL), which is achieved by using a 1-bit delay in the Tx portion and a set-reset (SR) latch in the Rx portion. Use of the 3VL protocol results in less ISI than use of the conventional two-valued one at high bit rates. The system is also robust against internal ac coupling.

Published in:

Lightwave Technology, Journal of  (Volume:30 ,  Issue: 18 )