Referenced Items are not available for this document.
The authors describe a 46 Gbits super-dynamic type decision circuit module that uses InAlAs/InGaAs HEMTs. At a data rate of 40 Gbit/s, the module shows an input data sensitivity of 104 mVpp and a clock phase margin of 212
Published in:
Electronics Letters
(Volume:33
,
Issue:
17
)
Date of Publication: 14 Aug 1997
- Page(s):
- 1472 - 1474
- ISSN :
- 0013-5194
- INSPEC Accession Number:
- 5693003
- Digital Object Identifier :
- 10.1049/el:19971007
- Product Type:
- Journals & Magazines
- Date of Current Version :
- 06 August 2002
- Issue Date :
- 14 Aug 1997
- Sponsored by :
- Institution of Engineering and Technology
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
