By Topic

Scalar quantisation using a fast systolic array

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
G. M. Megson ; Dept. of Comput. Sci., Reading Univ., UK ; E. Diemoz

A systolic array capable of outperforming a table look-up quantiser is proposed. The design has high throughput, can perform uniform or non-uniform quantisation and is suitable for VLSI or field programmable gate array (FPGA) implementation. In the latter case, the array can be used dynamically to both reduce latency and switch between quantisers without the need to reset look-up tables

Published in:

Electronics Letters  (Volume:33 ,  Issue: 17 )