By Topic

Designing of SET based 5-stage and 3-stage ring oscillator with RC phase delay circuit

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
A. Lourts Deepak ; VLSI system design, M. S. Ramaiah School of Advanced Studies, Bangalore, India ; Likhitha Dhulipalla ; Chand Basha Shaik ; S. K. Chaitra

In future, the necessity of ultra low power based circuit will be increased and physical channel length of the device will be decreased. In nanometer regime, CMOS based circuits may not be used due to problem in its fundamental material. To achieve ultra low power device in nanometer region can be obtained by utilizing Single Electron Transistor (SET). In most of the electronic circuits, clocks are playing a critical role to operate the device with the help of oscillatory circuit and cause the more power dissipation. In this paper, we designed the 5stage and 3stage ring oscillator to generate high frequencies like 45GHz and 70 GHz respectively with ultra low power by means of SET and result obtained as 44.6 GHz and 68.4 GHz respectively. Resistor and capacitor based phase shift delay circuit has been used for phase shifting operation at each stage of the design.

Published in:

Advances in Engineering, Science and Management (ICAESM), 2012 International Conference on

Date of Conference:

30-31 March 2012