Referenced Items are not available for this document.
Variable-length code/decode (VLC/VLD) is the most popular data compression technique which can reduce the storage and communication channel bandwidth needed to transmit a large amount of data. In this paper, we present a new memory-based VLSI architecture for VLC/VLD coded system. Both coding and decoding procedures are mapped onto a memory which has been minimized by using a two-bit structure. The proposed architecture mainly consists of memory and simple arithmetic unit, making it very suitable for VLSI implementation. Simulation results show that based on 0.35 μm CMOS process, both compression rate and decompression rate up to 1.2 Gbits/s can be achieved
Published in:
Circuits and Systems, 1997. ISCAS '97., Proceedings of 1997 IEEE International Symposium on
(Volume:3
)
Date of Conference: 9-12 Jun 1997
- Page(s):
- 2096 - 2099 vol.3
- Meeting Date :
- 09 Jun 1997-12 Jun 1997
- Print ISBN:
- 0-7803-3583-X
- INSPEC Accession Number:
- 5745178
- Digital Object Identifier :
- 10.1109/ISCAS.1997.621570
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
