By Topic

An integrated design methodology for asynchronous circuit engineering

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
U. Baake ; Daimler-Benz AG, Stuttgart, Germany ; M. Ernst ; S. A. Huss

In this paper the computer-aided design flow of asynchronous interface circuits is discussed. The different steps of the complete design flow are briefly touched upon. As novel contributions, we propose a methodology, starting from a formal Petri-net based specification model that allows analysis and validation of these specifications and resulting in VHDL based netlists. Therefore we present general technology mapping methods in order to use their results for a comprehensive synthesis process. Using the presented methods and integrating them into our object oriented design environment, a complete asynchronous design flow is supported. The presented system provides links to existing state of the art asynchronous and synchronous circuit synthesis tools and implements a consistent design methodology for asynchronous circuit engineering

Published in:

Circuits and Systems, 1997. ISCAS '97., Proceedings of 1997 IEEE International Symposium on  (Volume:3 )

Date of Conference:

9-12 Jun 1997