By Topic

A Pipelined ADC With Metastability Error Rate < 10 ^{-15} Errors/Sample

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Guhados, S. ; SanDisk Corp., Milpitas, CA, USA ; Hurst, P.J. ; Lewis, S.H.

A prototype 10-bit 80-MS/s pipelined analog-to-digital converter (ADC) implemented in a 0.25-μm CMOS process is described. The prototype uses a combination of time-interleaved and lookahead operations to allow one clock period for comparator regeneration, reducing the bit error rate (BER) due to comparator metastability by a factor between 104 and 106. Also, the front-end sample-and-hold amplifier (SHA) previously used to provide a 1/2 clock period of regeneration time for the first-stage comparators in a lookahead pipelined ADC is eliminated [1], [2], reducing the power consumption and the input-referred noise. The analog power dissipation is 72 mW from a 2.5-V supply. At a sampling rate of 80 MS/s, the prototype achieves a peak signal-to-noise-and-distortion ratio of 58.3 dB for an input frequency of 80 kHz. Also, for a comparator bias current of 100 μA, extrapolations from measurements show that the BER is <;10-15 errors/sample.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:47 ,  Issue: 9 )