Cart (Loading....) | Create Account
Close category search window
 

Discrete-state analysis technique for accurate estimation of switching activities in embedded CMOS combinational circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Yong Je Lim ; Dept. of Electr. Eng., Washington Univ., Seattle, WA, USA ; Soma, M.

This paper proposes a new technique to estimate the transition rates in embedded CMOS combinational circuits based on the state of the synchronized discrete-time logic signal. To aid the estimation of transitional effects when propagation delays are considered, we also propose an enhanced technique to estimate the delay-dependent transition rates at internal circuit nodes based on our previous studies

Published in:

Circuits and Systems, 1997. ISCAS '97., Proceedings of 1997 IEEE International Symposium on  (Volume:3 )

Date of Conference:

9-12 Jun 1997

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.