By Topic

Multiple-Valued Time-Based Architecture for Serial Communication Links

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Rashdan, M. ; Dept. of Electr. & Comput. Eng., Univ. of Calgary, Calgary, AB, Canada ; Haslett, J. ; Maundy, B.

A new multi-level differential-time-signaling (DTS) architecture for serial communication links is presented in this paper. The proposed system concentrates the transmitted signal energy in a smaller bandwidth than conventional architectures, allowing higher data rates for a given channel, and uses simple circuitry compared to other serial links, resulting in less power consumption and chip area. A 6-bit 3Gb/s three-level DTS link has been simulated using Cadence tools in a mixed-signal 90nm CMOS process. The eye diagrams of the transmitted signal and of the received signal at the end of a 40-inch FR-4 channel are presented. The spectral energy content in the transmitted signal is compared to our two-level DTS architecture and to the standard Serializer/Deserializer (SerDes) architecture to illustrate the advantages.

Published in:

Multiple-Valued Logic (ISMVL), 2012 42nd IEEE International Symposium on

Date of Conference:

14-16 May 2012