By Topic

An architecture evaluation system based on the datapath structure and parallel constraint

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
M. Yamaguchi ; Precision Technol. Dev. Center, Sharp Corp., Nara, Japan ; T. Nakaoka ; A. Yamada ; T. Kambe

We present an architecture evaluation system which aids designer optimization of the datapath configuration and the instruction set of embedded custom DSPs. Given a datapath structure, it evaluates the performance in terms of an estimated number of steps to execute the target program on the datapath. A concept of “parallel constraint” is newly introduced, which enables evaluation of the impact of instruction format design on the performance without explicitly specifying the instruction format. Thus, designers can evaluate the performance of architectural variations in the early design stage. We applied the system to some actual designs of signal processors. We show some applications of the system to actual signal processors

Published in:

Circuits and Systems, 1997. ISCAS '97., Proceedings of 1997 IEEE International Symposium on  (Volume:3 )

Date of Conference:

9-12 Jun 1997