By Topic

Design Rules for IGZO Logic Gates on Plastic Foil Enabling Operation at Bending Radii of 3.5 mm

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Munzenrieder, N. ; ETH Zurich, Zurich, Switzerland ; Zysset, C. ; Kinkeldei, T. ; Troster, G.

Findings obtained from bending experiments with mechanically flexible InGaZnO-based thin-film transistors are used to derive design rules for flexible InGaZnO-based n-channel metal-oxide-semiconductor logic circuits. Based on the developed design rules, flexible NAND gates, inverters, and five-stage ring oscillators are fabricated directly on free-standing plastic foils at temperatures ≤ 150 °C. Geometrically well-designed circuits operated at a supply voltage of 5 V are exposed to tensile mechanical strains, induced by bending, up to 0.72% without performance degradation. This corresponds to a bending radius of 3.5 mm. At the same time, increases in the rise time by a factor of ca 2 and reductions in the high and low output voltage levels by ca 10% and 50% have been observed for circuits with disadvantageous geometrical design. Ring oscillators designed to be operated under strain show an increase in oscillation frequency from 22.9 kHz (flat substrate) to 23.32 kHz (bending radius: 3.5 mm). This demonstrates the held-effect mobility increase in a-IGZO-based circuits under tensile mechanical strain. Long-term reliability is evaluated with 20000 cycles of repeated bending and reflattering without circuit failure.

Published in:

Electron Devices, IEEE Transactions on  (Volume:59 ,  Issue: 8 )