By Topic

Gate Engineering in TiN/La/TiN and TiLaN Metal Layers on Atomic-Layer-Deposited \hbox {HfO}_{2}/\hbox {Si}

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Kim, H.K. ; Dept. of Nano Sci. & Technol., Seoul Nat. Univ., Seoul, South Korea ; Lee, S.Y. ; Yu, I.-H. ; Joo Park, Tae
more authors

This letter compares TiN/La/TiN (TLT) and TiLaN (TLN) metal gates on HfO2/Si substrates, focusing on the flatband voltage (VFB) modulation and interfacial layer (IL) scaling. The maximum VFB modulation value of the TLT/HfO2/Si stack was -423 mV compared to the VFB of the TiN single-metal case, which is superior to that of TLN (-247 mV). This is because the TiN barrier layer in the TLT metal stack prevents interfacial oxidation. Both TLT and TLN gate metals effectively shrink the IL thickness to values below 0.5 nm. In the case where the TLT metal gate was annealed at 600°C for 30 s, the IL thickness was almost zero, and the equivalent oxide thickness was decreased to 0.8 nm even though the maximum temperature was limited to 600°C.

Published in:

Electron Device Letters, IEEE  (Volume:33 ,  Issue: 7 )