By Topic

Experimental investigation and manufacturing solution of the rapid thermal process induced overlay residue

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

11 Author(s)
Weihua Tong ; GLOBALFOUNDRIES, AMTD, Malta, NY, USA ; Kim, R. ; Krishnan, B. ; Sung Kim
more authors

Experimental investigation for rapid thermal process (RTP) induced overlay residue was conducted. Silicon wafer substrate played a critical part in the RTP induced overlay residue. Substrates with epitaxial layers showed better overlay performance. High device densities tended to show worse overlay residue performance with same RTP process condition. Shallow trench isolation (STI) aspect ratio was one of the major factors that led to severe RTP induced overlay residue. A very minor temperature change at wafer edge during STI liner oxidation could cause significant overlay residue for products with high STI aspect ratio. The experiments revealed that the RTP process chamber temperature controller alone did not exhibit a significant impact to the overlay performance. Better thickness or sheet resistance uniformity did not ensure a better overlay residue performance. In fact, it could be necessary to sacrifice a certain level of thickness or sheet resistance (Rs) uniformity to ensure the following mask process overlay residue within specification. One of the manufacturing solutions was to control the temperature delta of probe seven minus probe six. Another solution was to use a reusable simple short loop wafer to verify the chamber was healthy after major maintenance or critical parts change.

Published in:

Advanced Semiconductor Manufacturing Conference (ASMC), 2012 23rd Annual SEMI

Date of Conference:

15-17 May 2012