By Topic

Reduction of thermal induced pattern loading and device sensitivity by various rapid thermal processing models

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

11 Author(s)
Yang, C.Y. ; Central R&D Div., United Microelectron. Corp., Tainan, Taiwan ; Li, C.I. ; Wei, C.H. ; Yang, T.M.
more authors

Beyond 65nm node, pattern loading effect (PLE) in conventional RTP (front-side heating) has been emerged as a major yield killer. Different pattern and deposited film property strongly influence thermal absorption and emission at the integration stage of the spike anneal (e.g., STI, poly, and nitride spacers) lead to significant temperature differences across each die. Several methods for reducing the temperature variation have been reported, such as layout modifications and the application of absorption layers. By using these methods, significant improvements can be obtained, but the limitation is layout flexibility and increasing extra cost. The present study provides a simple way to mitigate the PLE problem by various RTP models (A: front-side heating; B: back-side heating; C: dual-side heating). A remarkable Ion distribution improvement can be achieved for 40nm & 28nm technology (15%~20% intra-die variation reduction). In addition, we also find out the correlation between RTP thermal profile & device sensitivity (Ion, DIBL, Cov, etc.): shorter residence time reduces ~50% device Ion sensitivity. It also helps to understand the device variation from different thermal conditions.

Published in:

Junction Technology (IWJT), 2012 12th International Workshop on

Date of Conference:

14-15 May 2012