Referenced Items are not available for this document.
Three-dimensional (3D) integration is expected to cope with the difficulties faced by current 2D system-on-chip designs using through silicon via (TSV). However, coupling capacitance exists between two neighboring TSVs such that TSVs are prone to crosstalk faults. In this paper, we propose a builtin self-test (BIST) scheme for the post-bond test of TSVs with crosstalk faults in 3D ICs. A test algorithm for testing crosstalk faults of TSVs is proposed. The proposed BIST scheme has the feature of low area cost. Simulation results show that the area overhead of the BIST circuit implemented with 90nm CMOS technology for a 512×16 TSV array in which each TSV cell size is 15 × 15μm2 is 6.7%.
Published in:
VLSI Design, Automation, and Test (VLSI-DAT), 2012 International Symposium on
Date of Conference: 23-25 April 2012
- Page(s):
- 1 - 4
- ISSN :
- PENDING
- Print ISBN:
- 978-1-4577-2080-2
- INSPEC Accession Number:
- 12785855
- Conference Location :
- Hsinchu
- Digital Object Identifier :
- 10.1109/VLSI-DAT.2012.6212658
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
