By Topic

Challenges and solutions in modern analog placement

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Tung-Chieh Chen ; Physical Design Group, SpingSoft Inc., HsinChu 300, Taiwan ; Ta-Yu Kuan ; Chung-Che Hsieh ; Chi-Chen Peng

The analog placement problem is to place devices without overlap and design-rule-correction (DRC) error under position constraints (e.g. symmetry, cluster) such that some cost metric (e.g. area, wirelength) is optimized. However, modern analog design challenges have reshaped the placement problem. A modern analog placer also needs to consider device layout-dependent-effect (LDE) and interconnect parasitic effect. Because of multiple objectives, it is impossible to decide the single best placement. In this paper, we first introduce our placer that can explore multiple placements under position constraints so that a designer can analyze the trade-off among different objectives. Then, we provide some future research directions for the modern analog placement problem.

Published in:

VLSI Design, Automation, and Test (VLSI-DAT), 2012 International Symposium on

Date of Conference:

23-25 April 2012