Scheduled System Maintenance:
On May 6th, single article purchases and IEEE account management will be unavailable from 8:00 AM - 5:00 PM ET (12:00 - 21:00 UTC). We apologize for the inconvenience.
By Topic

Design and FPGA implementation of novel radar Adaptive Post detection Integration algorithm

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Ahmed, F.M. ; Radar Dept., Mil. Tech. Coll., Cairo, Egypt ; Kamel, H. ; Fahmy, A. ; Salem, I.A.

In the present work, design and Field Programmable Gate Array (FPGA) implementation of a new Adaptive Post detection Integration (API) algorithm, designated as Conditioned Adaptive Post detection Integration (C-API), is proposed. The proposed C-API algorithm overcomes the problem of azimuth resolution degradation in the traditional API, especially for high signal to noise ratios (SNRs), and gives a robust performance against asynchronous pulse interference without affecting the detection capability of the traditional API. Computer simulations and experimental measurements are provided to validate the superiority of the proposed C-API algorithm against the traditional API and the Adaptive Binary Integrator (ABI).

Published in:

Radar Conference (RADAR), 2012 IEEE

Date of Conference:

7-11 May 2012