By Topic

A high performance and low memory bandwidth architecture for motion estimation targeting high definition digital videos

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Lopes, A.S.B. ; Fed. Inst. of Rio Grande do Norte, Rio Grande, Brazil ; Silva, I.S. ; Agostini, L.V.

This work presents a high performance and low memory bandwidth hardware architecture based on the Full Search block matching algorithm for the motion estimation on high definition digital videos. The motion estimation is the most computational intensive module of the video encoder and it requires besides the high processing throughput, a very high bandwidth with the external memory. The presented architecture explores the parallelism to achieve high processing rates and it uses a memory hierarchy to reuse data, reducing the required bandwidth with external memory. The architecture was described in VHDL and synthesized in a Xilinx Virtex 4 FPGA, achieving an operation frequency of 292 MHz and processing more than 38 high definition 1080 frames (1920×1080 pixels) per second, surpassing the requirements for real time processing.

Published in:

Programmable Logic (SPL), 2012 VIII Southern Conference on

Date of Conference:

20-23 March 2012