By Topic

A 12-b, 30-MS/s, 2.95-mW Pipelined ADC Using Single-Stage Class-AB Amplifiers and Deterministic Background Calibration

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Kim, J.K.-R. ; Samsung Electron. Co., Ltd., Hwaseong, South Korea ; Murmann, B.

A 12-b 30-MS/s pipelined ADC is realized using single-stage, low-gain, class-AB amplifiers, which can dynamically provide the load currents without large static currents. In addition, the amplifiers are power cycled and turned on only during residue amplification to enable further power savings. Nonlinear errors due to finite gain are addressed using a deterministic digital background calibration scheme. The amplifier's transfer function is piecewise modeled in our calibration scheme using three third-order polynomial functions (splines) for low computational overhead. The presented ADC occupies an active area of 0.36 mm2 in 90-nm CMOS. It dissipates 2.95 mW from a 1.2-V supply and achieves an SNDR of 64.5 dB for inputs near Nyquist. The corresponding figure of merit is 72 fJ/conversion-step.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:47 ,  Issue: 9 )