By Topic

Characterization and improvement of a YBCO multilayer film process for HTS circuit applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)
Pettiette-Hall, C.L. ; TRW Space & Electron. Group, Redondo Beach, CA, USA ; Murduck, J. ; Burch, J.F. ; Sergant, M.
more authors

We have developed a 2" multilayer HTS integrated circuit process which contains up to three superconducting YBCO layers, epitaxial dielectric (SrTiO/sub 3/ or SrTiO/sub 3/+Sr/sub 2/AlTaO/sub 6/ combination), Ag wiring, an integrated resistor and non-epitaxial Si/sub x/N/sub y/ dielectric. We have incorporated the use of n-factorial and Taguchi designed experiments to develop and optimize various aspects of this process. This article highlights the designed experiments which addressed fabrication issues for HTS superconducting crossovers, dielectric integrity, and HTS/Ag metal contact resistance.

Published in:

Applied Superconductivity, IEEE Transactions on  (Volume:7 ,  Issue: 2 )