By Topic

On the low-power design, stability improvement and frequency estimation of the CMOS ring oscillator

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Vratislav Michal ; ST-Ericsson, 12 rue Jules Horowitz, 38019 Grenoble, France

In this paper, a simple method allowing optimization of the CMOS ring oscillator frequency dispersion and power consumption is discussed. It is shown, that for range of tens of MHz and less, the power consumption and variation of the frequency can be considerably reduced by using 3-stage, resistively coupled ring oscillator, with minimum channel width W and large channel length L MOS transistors. In addition, a simple analysis allowing to estimate the oscillator frequency from the process and transistor parameter values is provided.

Published in:

Radioelektronika (RADIOELEKTRONIKA), 2012 22nd International Conference

Date of Conference:

17-18 April 2012