By Topic

TCAD simulation study of independent gate junctionless FET-based flash memory

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Srinivasan, R. ; Dept. of IT, SSN Coll. of Eng., Kalavakkam, India ; Ambika, R.

In this paper, typical floating gate flash memory is simulated and studied using independent gate junction-less FET. TCAD simulator is used for generating the memory structure as well as for studying its programming, erasing and reading behaviour. Programming and erasing delays are 1.6 ms and 1.53 ms respectively for 25 nm fin width device. Programming and erasing voltages are +9 V and -15 V respectively. It has been observed that higher fin width devices show lesser delay. Out of the two control gates one is used for programming, erasing and reading operations. The other control gate is used to modulate the programmed and erased threshold voltages during reading operation. The difference between the programmed and erased cell is independent of the bias applied at the other control gate.

Published in:

Computing, Electronics and Electrical Technologies (ICCEET), 2012 International Conference on

Date of Conference:

21-22 March 2012