Cart (Loading....) | Create Account
Close category search window

Leakage reduction in differential 10T SRAM cell using Gated VDD control technique

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Singh, S. ; FET, Mody Inst. of Technol. & Sci., Sikar, India ; Arora, N. ; Gupta, N. ; Suthar, M.

In modern era, the demand for memory has been increases tremendously. Due to reduction in SRAM operating voltage, cell stability degradation and the increase in process variation with process scaling. This paper presents a proposed 10T SRAM cell based on a gated-ground nMOS transistor technique and reduces the total leakage power consumption of SRAMs while maintaining their performance. Simulation results with 90nm, 45nm and 32nm process demonstrate that this technique can reduce the total power consumption.

Published in:

Computing, Electronics and Electrical Technologies (ICCEET), 2012 International Conference on

Date of Conference:

21-22 March 2012

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.