By Topic

Design & implementation of floating point ALU on a FPGA processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Prashanth, B.U.V. ; S.V. Univ., Tirupati, India ; Kumar, P.A. ; Sreenivasulu, G.

In this paper, the implementation of DSP modules such as a floating point ALU are presented and designed. The design is based on high performance FPGA “Cyclone II” and implementation is done after functional and timing simulation. The simulation tool used is ModelSim. The tool for synthesis and implementation is Quartus II. The experimental results shows the functional and timing analysis for all the DSP modules carried out using high performance synthesis software from Altera.

Published in:

Computing, Electronics and Electrical Technologies (ICCEET), 2012 International Conference on

Date of Conference:

21-22 March 2012