By Topic

A Distributed Bulk-Oxide Trap Model for \hbox {Al}_{2} \hbox {O}_{3} InGaAs MOS Devices

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Yu Yuan ; Dept. of Electr. & Comput. Eng., Univ. of California at San Diego, La Jolla, CA, USA ; Bo Yu ; Jaesoo Ahn ; McIntyre, Paul C.
more authors

This paper presents a distributed circuit model for bulk-oxide traps based on tunneling between the semiconductor surface and trap states in the gate dielectric film. The model is analytically solved at dc. It is shown that the distributed bulk-oxide trap model correctly depicts the frequency dispersion in the capacitance- and conductance-voltage data of Al2O3-InGaAs MOS devices that do not fit the conventional interface state model. The slope degradation or stretch-out of the measured capacitance-voltage curve near flatband can be also explained by the distributed bulk-oxide trap model.

Published in:

Electron Devices, IEEE Transactions on  (Volume:59 ,  Issue: 8 )