By Topic

Floating-point error and its effect analysis of digital pre-distortion

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Luo Yuming ; School of Physics and Information Engineering, Fuzhou University, Fuzhou 350108, China ; Huang Chunhui

The power amplifier of the radio repeater often works in the nonlinear regime to improve its efficiency, which will not only cause a lower SNR and mutual interference between the channels, but also increase the error rate of the signals transmitted in their own channels. This paper utilizes the pre-distortion technology to solve the problem and applies the QRD_RLS self-adaptive algorithm to realize the DPD in FPGA. The data truncation errors in FPGA are operated and stored by a finite floating point. Based on results of DPD, the rise of baseline is analyzed in this paper. This paper proves that error is the leading cause to the rise of baseline. Moreover, the errors caused by the truncate operation are discussed, and the method of reducing truncation errors is also demonstrated. After optimization, the SNR of the circuit grows more than 35 dB, the ACPR improves 20 dB and the influence of errors is limited to merely 3dB.

Published in:

Consumer Electronics, Communications and Networks (CECNet), 2012 2nd International Conference on

Date of Conference:

21-23 April 2012