By Topic

Non-Uniformly Tiled CMOS Image Sensors for Efficient On-Chip Image Compression

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Tan, E.J. ; Dept. of Electr. & Comput. Eng., Univ. of Rochester, Rochester, NY, USA ; Ignjatovic, Z. ; Bocko, M.F. ; Lee, P.P.K.

We present a complementary metal-oxide semiconductor (CMOS) image sensor with non-uniform pixel placement that enables a highly efficient calculation of the discrete cosine transform (DCT), which is the most mathematically intensive step of an image compression algorithm. This technique is based on the arithmetic Fourier transform (AFT), which has been shown to be five times more computationally efficient than DCT derivation methods commonly used. In this paper, the focus is on the basic theory and algorithm as well as the sensitivity of the method to image sensor fixed pattern noise (FPN). The architecture and circuits have been implemented in a conventional CMOS process. The method has been demonstrated in the current prototype and results that enable an assessment of the sensitivity to FPN have been obtained.

Published in:

Sensors Journal, IEEE  (Volume:12 ,  Issue: 8 )