By Topic

A new architecture for the 2-D discrete wavelet transform

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Trieu-Kien Truong ; Dept. of Inf. Eng., Kaohsiung Polytech. Inst., Taiwan ; King-Chu Hung ; Yu-Jung Huang ; Yu-Shin Tseng

To derive adequate octave band components for perfect reconstruction in the inverse 2-D discrete wavelet transform (DWT) process, this paper presents a new VLSI architecture for 2-D DWT implementation by using the periodized wavelets and considering the separable case. The principal idea of the architecture design is based on the concept of batch processing. The batch processing design method can make handling the boundary data easier and provide easier controller design than the interleaving techniques. The latency of the architecture is 1. An example of using the l=4, l denotes filter length, is illustrated. The architecture can be easily expanded to a general case of the 2-D DWT including different filter length and arbitrary terminate decomposition level. The overall architecture has been successfully simulated with 14 data bits of Verilog behavioral model simulation to confirm the feasibility

Published in:

Communications, Computers and Signal Processing, 1997. 10 Years PACRIM 1987-1997 - Networking the Pacific Rim. 1997 IEEE Pacific Rim Conference on  (Volume:1 )

Date of Conference:

20-22 Aug 1997