By Topic

Instruction set architecture to control instruction fetch on pipelined processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Okamoto, S. ; Graduate Sch. of Inf. Syst., Univ. of Electro-Commun., Japan ; Sowa, M.

Instruction fetching is usually the default action related to the program counter, and it is affected by the execution of a branch instruction. However, the processor does not know about the timing of a branch until it fetches a branch instruction, and it must start processing the branch just after fetching a branch instruction. Hence this situation causes control hazards. To solve this problem, the authors are engaged in studies on the control of instruction fetching and have developed a new mechanism as the first solution. In this mechanism, instructions to control instruction fetching are inserted into programs. The processor can identify these without decoding, and it processes in parallel with the other instructions. The paper describes the instruction set architecture of this mechanism, and describes its performance evaluation using a software simulator

Published in:

Communications, Computers and Signal Processing, 1997. 10 Years PACRIM 1987-1997 - Networking the Pacific Rim. 1997 IEEE Pacific Rim Conference on  (Volume:1 )

Date of Conference:

20-22 Aug 1997