By Topic

Design of FPGA based digital controller for 2nd and higher order systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Adhikary, A. ; Dept. of Electr. Eng., Indian Inst. of Technol. (IIT) Kharagpur, Kharagpur, India ; Khanra, M. ; Biswas, K.

This paper describes a new method for designing digital controller and their FPGA based realization schemes. The design method is based on time domain response to meet three different time domain specifications settling time, peak overshoot/rise time and closed loop gain ensuring minimal ITAE. This design method follows Graham Lathrop optimal polynomials (GL Polynomials) with an introduction of Left Hand Side zero (LHS Zero). The same design method to be applicable for any system from 2nd to 6th order. Simulation results of tests for robustness and specifications change also featured in this paper.

Published in:

Engineering and Systems (SCES), 2012 Students Conference on

Date of Conference:

16-18 March 2012