By Topic

A Practical Low-Power Nonregular Interconnect Design With Manufacturing for Design Approach

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Hongbo Zhang ; Dept. of Electr. & Comput. Eng., Univ. of Illinois at Urbana-Champaign, Urbana, IL, USA ; Wong, M.D.F. ; Kai-Yuan Chao ; Liang Deng

Wire shaping for delay/power minimization has been extensively studied. Due to the perceived high design and manufacturing costs for using nonregular wire shapes, wire shaping is generally considered to be impractical. In this paper, we present a practical wire shaping method to reduce power consumption of interconnect. Nonregular wire shapes are directly implemented on silicon wafer instead of in GDSII during design. We present novel enhancements to existing optical proximity correction (OPC) technology to accurately print nonregular wire shapes. Experimental results show that the post-OPC mask complexities of uniform wire and nonregular wire are comparable. With minimal impact on the design and manufacturing flows and minimal additional design and manufacturing costs, we demonstrate that wire shaping can help to obtain substantial reduction of interconnect dynamic power without affecting timing closure. Our wire shaping methodology is an excellent example of Manufacturing for Design.

Published in:

Emerging and Selected Topics in Circuits and Systems, IEEE Journal on  (Volume:2 ,  Issue: 2 )