By Topic

An automated design flow framework for delay-insensitive asynchronous circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Ross Thian ; Computer Science and Computer Engineering Department, University of Arkansas, Fayetteville, USA ; Landon Caley ; Aaron Arthurs ; Brent Hollosi
more authors

This paper introduces a design flow framework for the Multi-Threshold NULL Convention Logic (MTNCL) circuits, which addresses several optimization problems in the existing flow in order to generate designs with enhanced performance. One problem is buffering feedback loops where searching for the optimal gate replacement is difficult due to interdependencies. Another problem is buffering the MTNCL sleep signal tree which requires certain degrees of prediction while the gate selection is not yet certain. Optimization is achieved by adhering to a specific timing constraint throughout the design utilizing a set of appropriately sized gates. A custom tool has been developed for resolving these issues and automates the process of gate replacement and buffering. The tool combines an iterative approach to gate replacement and a method for inserting starting points in buffering feedback loops. The sleep signal tree is processed using a similar approach. This flow has been successfully applied to a number of test circuits.

Published in:

Southeastcon, 2012 Proceedings of IEEE

Date of Conference:

15-18 March 2012