Cart (Loading....) | Create Account
Close category search window

Temperature scaling of CMOS analog design parameters

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Makris, N. ; Electron. & Comput. Eng. Dept., Tech. Univ. of Crete (TUC), Chania, Greece ; Bucher, M.

The scaling of key analog properties of CMOS technology under low-voltage conditions, in weak and moderate inversion, is investigated with emphasis on temperature behavior. Design parameters, such as weak inversion slope factor, threshold voltage, mobility, transconductance to current ratio, DIBL, and intrinsic gain, are examined with respect to bias conditions, geometry and temperature. Guidelines are provided to analog designers for the estimation of the variation of fundamental analog design parameters versus temperature. Measured data from NMOS and PMOS transistors of an advanced CMOS technology are provided.

Published in:

Electrotechnical Conference (MELECON), 2012 16th IEEE Mediterranean

Date of Conference:

25-28 March 2012

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.