By Topic

An embedded TCP/IP hard core for Smart Grid information and communication networks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Rami Amiri ; Department of Electrical and Computer Engineering, Tennessee Technological University, Cookeville, Tennessee 38501 ; Omar Elkeelany

Embedded system cores for communications networks are becoming much important recently due to the demands placed by Smart Grid, sensor mobile networks, etc. However, embedded system designs have unique metrics such as cost, flexibility, and size. Tuning these metrics during embedded system designs will definitely impact the cost and performance of Smart Grid devices and systems. In this research, we are aiming to achieve secure and high performance network communication platform based on various implementation of the TCP/IP protocol stack. NicheStack TCP/IP is a light weight library written in C. Firstly, we deployed NicheStack TCP/IP for an embedded Web server application. Then, we integrated the ECC (Elliptic Curve Cryptography) C code within the web server source code to achieve a secure communication. Consequently, we showed that the integrated system: the web server, and the ECC program hides information if the secret is not provided. We used an http client to access the web server through the Internet. The client sends an encrypted data securely through the network to the embedded web server application. Secondly, we are in a stage to design a complete open TCP/IP hard core on an FPGA. Preliminary simulation result via ModelSim confirms proper operation of decode instruction module at the hardware level. All Modules will be synchronized to the same clock and reset signals.

Published in:

Proceedings of the 2012 44th Southeastern Symposium on System Theory (SSST)

Date of Conference:

11-13 March 2012