By Topic

Median filter on FPGAs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Madhuri Gundam ; Dept. of Electrical Engineering, University of New Orleans, New Orleans, LA, USA ; Dimitrios Charalampidis

Median filters have been shown to be effective in removing impulsive noise from images. This paper proposes three different directional median filter implementations on FPGA. The techniques are capable of performing median filtering operations for four different directions simultaneously. These implementations are extensions to an existing cumulative histogram-based median filtering technique. Yet, directional processing was not addressed in previous work. Directional median filters process images along the direction of the filtering window, and have been shown to be more effective in removing impulsive noise compared to traditional median filters. All techniques aimed to decrease processing time, while reducing the resource utilization on hardware. Experimental results confirmed that all three techniques are synthesizable and implementable on Xilinx Virtex 5. There is a trade-off between resource utilization and processing time among the three techniques.

Published in:

Proceedings of the 2012 44th Southeastern Symposium on System Theory (SSST)

Date of Conference:

11-13 March 2012