By Topic

A defect-tolerant DRAM employing a hierarchical redundancy scheme, built-in self-test and self-reconfiguration

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Niggemeyer, D. ; Lab. fur Informationstechnol., Hannover Univ., Germany ; Otterstedt, J. ; Redeker, M.

In this paper, an efficient method to achieve defect-tolerance with embedded single-port word-oriented RAM is presented. The defect tolerance of the RAM is based on a hierarchical redundancy technique employing a self-test and self-reconfiguration logic and is applicable to any standard RAM device. The presented approach is based on a two-level redundancy. Therefore, the memory is split in b smaller RAM blocks of equal size plus one redundant block. Each of those b+1 blocks is equipped with four spare rows and contains a simple self-test logic to detect and mask defects on the lower redundancy level by replacing defective rows. In the last phase of the procedure, b reconfigured (or defect-free) blocks form the RAM on the higher level. This redundancy technique leads to a significant increase in yield with a comparatively low area overhead. Furthermore, only a very moderate delay in the signal path is added so that there is nearly no decrease in the memory's performance. A 1 MBit DRAM-organized as 32 k·32 Bit-with an interleave access mode for high performance data rates was designed

Published in:

Memory Technology, Design and Testing, 1997. Proceedings., International Workshop on

Date of Conference:

11-12 Aug 1997