By Topic

Two-Dimensional Monte Carlo Simulation of DGSOI MOSFET Misalignment

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Raul Valin ; Departamento de Electronica y Computacion, Universidade de Santiago de Compostela, Santiago de Compostela, Spain ; Carlos Sampedro ; Manuel Aldegunde ; Antonio Garcia-Loureiro
more authors

In this paper, we investigate the gate misalignment effects in a 10-nm double-gate silicon-on-insulator MOSFET transistor with a 2-D Monte Carlo simulator. Quantum effects, which are of special relevance in such devices, are taken into account by using the multivalley effective conduction-band-edge method. Different gate misalignment configurations have been considered to study the impact on device performance, finding a current improvement when the gate misalignment increases the source-gate overlapping. Moreover, our results show that a 20% gate misalignment can be assumed for a drain current deviation smaller than 10%. Finally, the validity of the obtained results was assessed with a set of simulations for devices that have different gate lengths, silicon thicknesses, and oxide thicknesses.

Published in:

IEEE Transactions on Electron Devices  (Volume:59 ,  Issue: 6 )