By Topic

Theoretical Analysis of the Deflection of a Cantilever Plate for Wirebonding on Overhang Applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Dong-Kil Shin ; Dept. of Mech. Eng., Korea Adv. Inst. of Sci. & Technol., Daejeon, South Korea ; Jung Ju Lee

Explicit analytic solutions of the deflection of the overhang during the wirebonding process were derived. The wirebonding on overhang were modeled as a cantilever plate subjected to concentrated force at the corner or edge. Depending on the length of the overhang and the position of the bonding pad, the cantilever plate was divided into three types. The first is a rectangular plate whose two adjacent edges are free and the others clamped, which represents the deflection at the corner. The second is a cantilever plate whose three edges are free. And the third is a semi-infinite cantilever plate, which represents the middle of an edge that is sufficiently far from the corner. Ritz's approximation method employing polynomial function was applied and the deflection was successfully achieved. Critical locations, where the maximum or minimum deflection occurred, were at the corner and at the middle of the edge. The deflections at these locations were obtained in an explicit form where the material properties, chip thickness, overhang length, and applied force are taken into consideration. The solution was expanded to an anisotropic plate to consider the material anisotropy of a silicon wafer, and a multilayered plate to consider several layers on a chip.

Published in:

Components, Packaging and Manufacturing Technology, IEEE Transactions on  (Volume:2 ,  Issue: 6 )