By Topic

A 1.2–6 Gb/s, 4.2 pJ/Bit Clock & Data Recovery Circuit With High Jitter Tolerance in 0.14 \mu m CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
van der Wel, A.P. ; R&D Eindhoven, NXP Semicond., Eindhoven, Netherlands ; den Besten, G.W.

In this paper, a highly parallelized Clock & Data Recovery (CDR) circuit with phase feedback at the bit rate is presented. This parallel CDR features demultiplexing directly at the input, which reduces circuit speed requirements and enables extensive use of standard CMOS logic which only draws dynamic power, resulting in excellent power efficiency over a wide range of speeds: an almost constant 4.2 pJ/bit between 2.4 and 6 Gb/s. Parallel CDRs traditionally have limited loop bandwidth and jitter tolerance due to latency in the phase-feedback loop. Our architecture solves this problem by applying feedback at the bit rate, resulting in jitter tolerance beyond 4.3 Unit Interval at 1 MHz.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:47 ,  Issue: 7 )